SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A method of analog- to- digital conversion using a 1- bit quantization process
Binary
Delta Modulation
Balanced Load
Dynamic Memory
2. A type of magnetic tape format
Balanced Load
Data bus
Vx=(Vs * Rx) /RT
Digital linear tape
3. A semiconductor device that conducts current in only one direction
Diode
Concurrency
Baseline
Assembly language
4. Having no stable state. An astable multivibrator oscillates between two quasi- stable states.
Bandwidth
Cascade
Compiler
Astable
5. The process of producing an output carry in full- adder when both input bits are 1s.
Don't Care...
Bidirectional shift Register
Carry generation
Controller
6. The process or sequence of operations carried out to program a target device
Data
Base address
Address Bus
Design flow
7. American National Standards Institute
Complement
Dependency notation
Bleeder Current
ANSI
8. An asynchronous input used to reset a flip- flop (make the Q output 0); to place a register or counter in the state in which it contains all 0's
Cache memory
Bidirectional shift Register
DAT
Clear
9. A programming language that uses English like words and has a one- to- one correspondence to machine language
Assembly language
Dual in - line package
Bandwidth
Binary coded decimal
10. A combined coder and decoder
Base address
CMOS Complementary Metal Oxide Semiconductor
Atomic number
Code
11. A binary digit - which can be either 1 or 0
Atom
Bitstream
Bit
CMOS Complementary Metal Oxide Semiconductor
12. In a division operation the quantity that is being divided
Baseline
Carry generation
Attenuation
Dividend
13. Altera HDL; a nonstandard HDL
AHDL
Dependency notation
ALU
Cross - assembler
14. An arrangement of electrical and/or electronic components interconnected in such a way as to perform a specified function
Circuit
Commutative Law
Base address
Cross - assembler
15. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
AND gate
Cache memory
CMOS
Atomic number
16. Bipolar junction transistor; a semiconductor device used for switching or amplification. A BJT has two junctions - the base- emitter junction and the base- collector junction
AND array
Concurrency
Bitstream
BJT
17. A type of bistable multivibrator in which the output assumes the state of the D input on the triggering edge of a clock pulse.
Collector
Addend
Bus
D Flip-Flop
18. A program that translates an assembly language program for one type of microprocessor to an assembly language for another type of microprocessor
Cross - assembler
Band- stop filter
ANSI
Addend
19. The law that states ORing several variables and then ANDing the single variable with each of the several variables and the ORing the product
Boolean multiplication
CMOS Complementary Metal Oxide Semiconductor
Bandwidth
Distributive Law
20. Data Communications equipment
Asynchronous counter
CPLD
Combinational logic
DCE
21. A method for internally testing a PLD based on the JTAG standard (IEEE std.)
Circuit
DAT
Boundary scan
Code
22. An expression of variables and operators used to express the operation of a logic circuit
Bidirectional shift Register
Byte
Boolean expression
Address
23. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
24. Having two values or states; describes a number system that has a base of two and utilizes 1 and 0 as its digits
Counter
Binary
Associative law
Circuit
25. The rotational rate of a phasor which is related to the frequency of the sine wave that the phasor represents
Angular Velocity
Cross - assembler
Decoder
Ampere- hour(Ah) rating
26. Having two stable states. Flip- flops and latches are bistable multivibrators.
Cascade
Bistable
Collector
Debug
27. In a PLD - a matrix formed by rows of product- term lines columns of input lines with a programmable cell at each junctions. In VHDL - an array is an ordered set of individual items called elements with a single identifier name.
Array
Decrement
Band- stop filter
BIOS
28. Sum of all the voltage drops in series equals to the source voltage
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
29. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
Capacitor
Combinational logic
Commutative Law
Circular Mil (CM)
30. A circuit that selects data from several inputs one at a time in a sequence and places them on the output; also called a multiplexer.
Data Selector
CLB (Configurable Logic Block)
Center Tap
bed- of- nails
31. A method for the automated testing of printed circuit boards in which the board is mounted on a fixture that resembles a bed of nails that makes contact with test points
bed- of- nails
Astable
Apparent power
Closed circuit
32. A resettable protective device used for interrupting execessive current in an electric circuit
Amplitude
Adder
Circuit Breaker
Clock
33. A interconnection of electrical components designed to produce a desired result. A basic circuits consists of a source - a load and an interconnecting current path.
ALU
Bipolar
Circuit
Bus
34. Sum of all currents entering a node is equal to the sum of all currents leaving the same node
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
35. Dynamic random- access memory; a type of semiconductor memory that uses capacitors as the storage elements and is a volatile - read/write memory
DRAM
Choke
Array
Aliasing
36. Characterized by ten states or values
Debug
Bus interface unit
Decade
Bus
37. Having two opposites charge carriers within the transistor structure
DRAM
Bipolar
Address
Current sinking
38. An array of AND gates consisting of a matrix of programmable interconnection
AND array
Decrement
Component
Analog- to- digital (A/D) conversion
39. In Boolean algebra - the AND operation
Boolean multiplication
Commutative Law
bed- of- nails
Associative law
40. A type of inductor used to block or choke off high frequencies
Cross - assembler
Choke
Augend
Atom
41. A digital circuit device that converts coded information into another (familiar) or noncoded form
Circular Mil (CM)
Bus
Decoder
Binary
42. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Dynamic Memory
Dividend
Design flow
Ampere
43. One of the three regions in a bipolar Junction transistor(North junction of NpN)
Base address
DIMM
AND gate
Collector
44. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
D Flip-Flop
Band- stop filter
Kirchoff's Voltage Law
Admittance
45. Describes a number system with a base of ten
Current sinking
Component
Circular Mil (CM)
Decimal
46. A circuit (digital service) that switches digital data from one input line to several output lines in a specified time sequence
Center Tap
Demultiplexer
Associative law
Branch Current
47. The current left after the total load current is subtracted from the total current into the circuit
Apparent power
Asynchronous counter
Bus interface unit
Bleeder Current
48. Having two directions. the stored data can be shifted right or left
bed- of- nails
Bidirectional shift Register
Boundary scan
Norton's Theorem
49. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Capacitance
Cascade
Data Selector
Average value
50. The process of converting an analog signal to digital form
Baseline
ALU
Analog- to- digital (A/D) conversion
Adder