SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. In addition (ORing) and multiplication (ANDing) of two variables the order in which the variables are ORed or ANDed makes no difference
Branch Current
Dynamic Memory
Controller
Commutative Law
2. American National Standards Institute
Array
Assembler
ANSI
Angular Velocity
3. A electrical property of matter that exist because of an excess or a deficiency of electrons. Can be either positive or negative
Charge
Dynamic Memory
DMA
Cascade
4. A circuit (digital service) that switches digital data from one input line to several output lines in a specified time sequence
TTL
Demultiplexer
Ammeter
Adder
5. A type of bistable multivibrator in which the output assumes the state of the D input on the triggering edge of a clock pulse.
Byte
D Flip-Flop
ASCII
AHDL
6. A receiving device on a bus
Distributive Law
Acceptor
BJT
Concurrency
7. A document that specifies parameter values and operating conditions for an integrated circuits or other device
Circuit
Branch Current
Binary
Data Sheet
8. A group of eight bits
Decoder
Controller
Byte
Bitstream
9. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
D Flip-Flop
Band- stop filter
Admittance
Attenuation
10. A type of IC package whose leads must pass through holes to the other side of a PC board
Cross - assembler
Charge
Dual in - line package
Clock
11. A digital circuit device that converts coded information into another (familiar) or noncoded form
Control Unit
Array
Bus interface unit
Decoder
12. A notational system for logic symbols that specifies input and output relationships thus fully defining a given function
Dependency notation
Boolean addition
Data bus
Dividend
13. To decrease the binary state of a counter by one
Battery
DSP
Boolean algebra
Decrement
14. A digital circuit capable of counting electronic events - such as pulses - by progressing through a sequence of binary states.
Bus
Assembler
Address Bus
Counter
15. The action of a circuit in which it accepts current into its output from a load
Bidirectional shift Register
CPLD
Adder
Current sinking
16. A one- way group of conductors from the to a memory - or other external device - on which the address code is sent
Commutative Law
Address Bus
Ampere
Analog- to- digital (A/D) conversion
17. A digital counter having ten states
Ammeter
Decade Counter
Circuit
Adder
18. A nominally continuous electrical signal that varies in amplitude or frequency in response to changes in sound - light - heat - position - or pressure.
Decode
Analog
Bleeder Current
Data Selector
19. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
Design flow
Bit
CMOS
Analog- to- digital converter(ADC)
20. The process of rippling an input carry to become the output carry in a full- adder when either or both of the input bits are 1's and the input carry is a 1
Array
Average value
Carry propagation
Adjacency
21. A interconnection of electrical components designed to produce a desired result. A basic circuits consists of a source - a load and an interconnecting current path.
Bandwidth
DSP
Admittance
Circuit
22. A transformer in which the primary and secondary are in a single winding
Address Bus
Capacity
Autotransformer
TTL
23. The current left after the total load current is subtracted from the total current into the circuit
Bleeder Current
CMOS Complementary Metal Oxide Semiconductor
Carry generation
Binary coded decimal
24. Digital audio tape; a type of magnetic tape format
Admittance
Carry generation
DAT
Circuit Breaker
25. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
Capacitor
CMOS Complementary Metal Oxide Semiconductor
Combinational logic
Component
26. The phasor combination of resistive power (true power) and reactive power. The unit is the volt- amperes (VA).
Battery
Address
Concurrency
Apparent power
27. A combined coder and decoder
TTL
Assembly language
Thevenin Equivalent Circuit
Code
28. Having two opposites charge carriers within the transistor structure
AWG
Associative law
Clear
Bipolar
29. The beginning address of a segment of memory
Carry propagation
Boolean multiplication
Architecture
Base address
30. In addition - the number that is added to another number called the augend
Counter
AWG
Digital linear tape
Addend
31. Altera HDL; a nonstandard HDL
Assembly language
Cross - assembler
Center Tap
AHDL
32. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Augend
DSP
Dynamic Memory
Decrement
33. A semiconductor device that conducts current in only one direction
Diode
Distributive Law
Bistable
Bleeder Current
34. A method of analog- to- digital conversion using a 1- bit quantization process
Adder
AHDL
Delta Modulation
Address Bus
35. A relatively small - high- speed memory that stores the most recently used instructions or data from the larger but slower main memory
Cache memory
Attenuation
DCE
Base address
36. The portion within the microprocessor that provides the timing and control signals for getting data into and out of the microprocessor and for synchronizing the execution of instructions.
Control Unit
Bistable
Autotransformer
Boolean algebra
37. American wire gauge; a standardization based on wire diameter
AWG
Kirchoff's Voltage Law
Charge
AND array
38. In a PLD - a matrix formed by rows of product- term lines columns of input lines with a programmable cell at each junctions. In VHDL - an array is an ordered set of individual items called elements with a single identifier name.
Array
Carry propagation
Balanced Load
Clear
39. The process of converting an analog signal to digital form
Capacity
Bias
Analog- to- digital (A/D) conversion
Dynamic Memory
40. A series of bits describing a final design that is sent to the target device during programming
DIMM
Commutative Law
bed- of- nails
Bitstream
41. An application program in development software packages that controls the design flow process and translates source code into object code in a format that can be logically tested or downloaded to a target device
Ammeter
Compiler
Bode Plot
D Flip-Flop
42. A type of inductor used to block or choke off high frequencies
Choke
ANSI
Duty cycle
Byte
43. The actual current in a branch
Buffer
Data
Circuit
Branch Current
44. American Standard Code for Information Interchange; the most widely used alphanumeric code.
Byte
ASCII
Boolean addition
Collector
45. The rotational rate of a phasor which is related to the frequency of the sine wave that the phasor represents
Decode
Angular Velocity
Central processing unit
Bandwidth
46. A method for internally testing a PLD based on the JTAG standard (IEEE std.)
Boundary scan
Decrement
Boolean multiplication
Counter
47. Dual in - line memory module
Carry
DIMM
Center Tap
Atom
48. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
Boundary scan
AND gate
Admittance
Concurrency
49. The range of frequencies for which the current (or output voltage) is equal to or greater than 70.7% of its value at the resonant frequency that is considered to be passed by a filter.
Bandwidth
Bus arbitration
Bistable
Boolean multiplication
50. A connection at the midpoint of a winding in a transformer
Attenuation
Center Tap
Duty cycle
Boundary scan