SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. The current left after the total load current is subtracted from the total current into the circuit
Asynchronous counter
ABEL(Advance Boolean Expression Language)
Bleeder Current
Average value
2. The action of a circuit in which it accepts current into its output from a load
DMA
Current sinking
Bitstream
Bidirectional shift Register
3. In addition - the number to which the addend is added
Data Selector
Circuit
Augend
Dynamic Memory
4. A circuit (digital service) that switches digital data from one input line to several output lines in a specified time sequence
Bus contention
DSP
Analog
Demultiplexer
5. The process of producing an output carry in full- adder when both input bits are 1s.
Carry
Carry generation
Ampere
BEDO DRAM
6. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed
Admittance
Design flow
Angular Velocity
Charge- coupled device
7. Consisting of numerals - letters - and other characters
Complement
Bit
Assembly language
Alphanumeric
8. A binary digit - which can be either 1 or 0
Assembly language
Bit
Bidirectional shift Register
Binary coded decimal
9. The range of frequencies for which the current (or output voltage) is equal to or greater than 70.7% of its value at the resonant frequency that is considered to be passed by a filter.
Controller
Balanced Bridge
Boolean algebra
Bandwidth
10. An adverse condition that could occur if two or more devices try to communicate at the same time on a bus
Closed circuit
Center Tap
Bus contention
Bandwidth
11. The ability of a capacitor to store electrical charge.
AND gate
Dividend
Adjacency
Capacitance
12. Data Communications equipment
Control Bus
DCE
Adder
Component
13. The total number of data units(bits - nibbles - bytes - words) that a memory can store.
DSP
Capacity
Bus
Circuit Breaker
14. Sum of all the voltage drops in series equals to the source voltage
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
15. A method for the automated testing of printed circuit boards in which the board is mounted on a fixture that resembles a bed of nails that makes contact with test points
Don't Care...
Attenuation
Bistable
bed- of- nails
16. A resettable protective device used for interrupting execessive current in an electric circuit
Analog- to- digital converter(ADC)
Decoder
Circuit Breaker
ANSI
17. The portion of the CPU that interfaces with the system buses and fetches instructions - reads operands - and writes results.
DSP
Baseline
Bus interface unit
Dual in - line package
18. Arithmetic Logic Unit; the key processing element of a microprocessor that perfoms arithmetic and logic operations.
Data bus
ALU
Current sinking
Balanced Load
19. The opposition of a capacitor to permit current; the reciprocal of capacitive reactance. The unit is the siemens.
Assembly language
Capacitance Reactance
Adder
Duty cycle
20. Data Terminal equipment
Assembly language
DTE
Ammeter
Average value
21. A notational system for logic symbols that specifies input and output relationships thus fully defining a given function
Admittance
Dependency notation
Bleeder Current
Decoder
22. A group of eight bits
Byte
CMOS Complementary Metal Oxide Semiconductor
Cascade
CPLD
23. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Demultiplexer
Ampere
Bus contention
Dynamic Memory
24. A document that specifies parameter values and operating conditions for an integrated circuits or other device
Data Sheet
Kirchoff's Current Law(KCL)
Distributive Law
Bus
25. An instrument that can specify each of the other instruments on the bus as either a talker or a listener for the purpose of data transfer.
Controller
Circular Mil (CM)
Clock
D Flip-Flop
26. The location of a given storage cell or group of cells in a memory; a unique memory location containing on byte
Address
Ampere- hour(Ah) rating
Atom
Code
27. Characterized by ten states or values
Decade
Aliasing
Charge
Angular Velocity
28. Altera HDL; a nonstandard HDL
DIMM
AHDL
Capacitance
Circuit
29. Basic input/output system; a set of programs in ROM that interfaces the I/) devices in a computer system
Demultiplexer
Cascade
Base address
BIOS
30. A set of interconnections that interface one or more devices based on a standardized specification
CMOS
Bus
Astable
Bistable
31. In Boolean algebra - the OR operation
ANSI
Boolean addition
Access time
Circuit Breaker
32. In a PLD - a matrix formed by rows of product- term lines columns of input lines with a programmable cell at each junctions. In VHDL - an array is an ordered set of individual items called elements with a single identifier name.
Decade Counter
Bidirectional shift Register
Code
Array
33. Having two directions. the stored data can be shifted right or left
Bus interface unit
Control Unit
Bidirectional shift Register
CPLD
34. A filter that rejects a range of frequencies lying between two critical frequencies and passes frequencies above and below that range.
Band- stop filter
Duty cycle
Data bus
Amplitude
35. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Combinational logic
Cascade
Thevenin Equivalent Circuit
Atomic number
36. A digital counter having ten states
Decade Counter
Boundary scan
Demultiplexer
Bit time
37. A condition where all the load currents are equal and the neutral current is zero
Data Selector
Balanced Load
Address Bus
Circular Mil (CM)
38. A type of inductor used to block or choke off high frequencies
Astable
Bitstream
Center Tap
Choke
39. Transistor-Transistor Logic and is implemented with bipolar junction transistors
Average value
TTL
Component
Central processing unit
40. A stage of the DSP pipeline operation in which instructions are assigned to functional units and are decoded.
Decrement
Decode
Dynamic Memory
Band- stop filter
41. A program that translates an assembly language program for one type of microprocessor to an assembly language for another type of microprocessor
Analog
Admittance
Cross - assembler
Angular Velocity
42. A method for internally testing a PLD based on the JTAG standard (IEEE std.)
Boundary scan
Baseline
CMOS
DRAM
43. A semiconductor device that conducts current in only one direction
Dependency notation
Data bus
Antifuse
Diode
44. In a division operation the quantity that is being divided
Augend
Adder
ABEL(Advance Boolean Expression Language)
Dividend
45. The beginning address of a segment of memory
Balanced Load
Base address
Bitstream
DSP
46. A device used to convert an analog signal to a sequence of digital codes
Bode Plot
Bus interface unit
Analog- to- digital converter(ADC)
Demultiplexer
47. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Attenuation
Duty cycle
Asynchronous counter
Design flow
48. One of the three regions in a bipolar junction transistor
Carry propagation
Bit
Base
Clock
49. Digital Signal Processor; a special type of microprocessor that processes data in real time
Boolean algebra
Charge
DSP
Aliasing
50. The number of protons in a nucleus
Combinational logic
Amplitude
Closed circuit
Atomic number