SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A type of bistable multivibrator in which the output assumes the state of the D input on the triggering edge of a clock pulse.
Cross - assembler
Charge- coupled device
Controller
D Flip-Flop
2. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Cascade
Decade Counter
AND array
DMA
3. In addition (ORing) and multiplication (ANDing) of two variables the order in which the variables are ORed or ANDed makes no difference
Antifuse
DCE
Addend
Commutative Law
4. A number given in ampere- hours determined by multiplying the current times the length of the time (h) a battery can deliver that current to a load
DMA
Asynchronous counter
Ampere- hour(Ah) rating
Data Selector
5. The location of a given storage cell or group of cells in a memory; a unique memory location containing on byte
Address
Comparator
Balanced Load
AND
6. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
7. A logic gate that produces a High output only when all of the inputs are HIGH
Address
Apparent power
AND gate
D Flip-Flop
8. The ratio of pulse width to period expressed as a percentage
Control Unit
Augend
Analog
Duty cycle
9. Basic input/output system; a set of programs in ROM that interfaces the I/) devices in a computer system
Code
Dependency notation
BIOS
Battery
10. A series of bits describing a final design that is sent to the target device during programming
Counter
Dependency notation
CLB (Configurable Logic Block)
Bitstream
11. The process of producing an output carry in full- adder when both input bits are 1s.
AND
Charge
Assembly language
Carry generation
12. Voltage Divider Rule in determining TEC Thevenin Equivalence Circuit
DMA
Cross - assembler
Band- stop filter
Vx=(Vs * Rx) /RT
13. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
CMOS
Adjacency
Access time
ALU
14. Bipolar junction transistor; a semiconductor device used for switching or amplification. A BJT has two junctions - the base- emitter junction and the base- collector junction
Carry
AND array
BJT
Diode
15. The rotational rate of a phasor which is related to the frequency of the sine wave that the phasor represents
Capacitance
Analog
Band- pass filter
Angular Velocity
16. One current path in a parallel circuit; a current path that connects two nodes
DIMM
Branch
Bleeder Current
Ampere
17. A transformer in which the primary and secondary are in a single winding
Kirchoff's Current Law(KCL)
Assembler
Autotransformer
Dynamic Memory
18. In addition - the number to which the addend is added
Circuit
Design flow
Augend
Autotransformer
19. A electrical property of matter that exist because of an excess or a deficiency of electrons. Can be either positive or negative
Branch
Charge
Capacitance
Asynchronous counter
20. A device used to convert an analog signal to a sequence of digital codes
Control Bus
Decode
Analog- to- digital converter(ADC)
Apparent power
21. A circuit with a complete current path
Data
Band- stop filter
Closed circuit
Capacitor
22. The beginning address of a segment of memory
Cross - assembler
Closed circuit
Decode
Base address
23. Characterized by ten states or values
Data bus
Bipolar
Bode Plot
Decade
24. To decrease the binary state of a counter by one
Decade
Ampere- hour(Ah) rating
Counter
Decrement
25. Sum of all the voltage drops in series equals to the source voltage
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
26. An array of AND gates consisting of a matrix of programmable interconnection
AND
Bipolar
AND array
Architecture
27. Dynamic random- access memory; a type of semiconductor memory that uses capacitors as the storage elements and is a volatile - read/write memory
Assembly language
Analog- to- digital converter(ADC)
Binary coded decimal
DRAM
28. The current left after the total load current is subtracted from the total current into the circuit
Base
Bleeder Current
Cross - assembler
Circuit Breaker
29. Information in numeric - alphabetic - or other form.
DAT
Bus interface unit
Decade
Data
30. The total number of data units(bits - nibbles - bytes - words) that a memory can store.
Bipolar
Duty cycle
Capacity
Astable
31. Data Communications equipment
Bitstream
Control Unit
Center Tap
DCE
32. One of the three regions in a bipolar Junction transistor(North junction of NpN)
Diode
Binary
Dividend
Collector
33. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program
Aliasing
Antifuse
Duty cycle
Address Bus
34. In relation to VHDL feature that permits operations to be processed in a parallel;that is operations that occur simultaneously
CMOS Complementary Metal Oxide Semiconductor
Boundary scan
Component
Concurrency
35. Dual in - line memory module
Bipolar
BJT
Bus
DIMM
36. A class of integrated logic circuits that is implemented with a type of field effect transistor
Antifuse
BJT
CMOS Complementary Metal Oxide Semiconductor
Ampere
37. An energy source that uses a chemical reaction to convert chemical energy into electrical energy.
Battery
Bipolar
Decade Counter
Kirchoff's Current Law(KCL)
38. The process of converting an analog signal to digital form
Charge- coupled device
Dependency notation
Analog- to- digital (A/D) conversion
CMOS
39. A digital circuit device that converts coded information into another (familiar) or noncoded form
Augend
Access time
Amplitude
Decoder
40. American Standard Code for Information Interchange; the most widely used alphanumeric code.
AWG
ASCII
Ampere
Bleeder Current
41. The maximum value of a voltage or current
AND
CMOS Complementary Metal Oxide Semiconductor
Counter
Amplitude
42. The process of rippling an input carry to become the output carry in a full- adder when either or both of the input bits are 1's and the input carry is a 1
Battery
Antifuse
CPLD
Carry propagation
43. A digital circuit capable of counting electronic events - such as pulses - by progressing through a sequence of binary states.
Combinational logic
Counter
Boolean expression
Decrement
44. A group of eight bits
Collector
Byte
Dividend
Concurrency
45. An electrical instrument used to measure current
Ammeter
Bistable
Charge- coupled device
Comparator
46. Burst extended data output dynamic random- access memory
BEDO DRAM
Bus interface unit
Charge- coupled device
Bias
47. A semiconductor device that conducts current in only one direction
Controller
Carry generation
Diode
Boolean expression
48. A circuit that selects data from several inputs one at a time in a sequence and places them on the output; also called a multiplexer.
Dual in - line package
Decoder
Decode
Data Selector
49. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed
Assembly language
Central processing unit
Access time
Charge- coupled device
50. Having two opposites charge carriers within the transistor structure
Bus interface unit
Bidirectional shift Register
Bipolar
Base