SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Dynamic Memory
Adjacency
BJT
TTL
2. A digital circuit capable of counting electronic events - such as pulses - by progressing through a sequence of binary states.
DTE
Counter
Boolean addition
Carry propagation
3. An array of AND gates consisting of a matrix of programmable interconnection
AND array
DRAM
Duty cycle
Center Tap
4. Digital audio tape; a type of magnetic tape format
Boolean algebra
Complement
Branch Current
DAT
5. The process of converting an analog signal to digital form
Bode Plot
Digital linear tape
Analog- to- digital (A/D) conversion
Code
6. The normal level of a pulse waveform; the voltage level in the absence of a pulse.
Baseline
Closed circuit
Concurrency
Data Sheet
7. A program that converts English- like mnemonics into machine code
Assembler
Adjacency
Array
Base address
8. An adverse condition that could occur if two or more devices try to communicate at the same time on a bus
Addend
AND gate
Kirchoff's Current Law(KCL)
Bus contention
9. A one- way group of conductors from the to a memory - or other external device - on which the address code is sent
Adjacency
Address Bus
Astable
Cache memory
10. Data Communications equipment
Bitstream
Ammeter
Central processing unit
DCE
11. Sum of all currents entering a node is equal to the sum of all currents leaving the same node
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
12. In a pulse waveform - the height or maximum value of the pulse as measured from its low level.
Addend
Baseline
Amplitude
Control Bus
13. Transistor-Transistor Logic and is implemented with bipolar junction transistors
TTL
Charge
Adder
Kirchoff's Current Law(KCL)
14. A bidirectional set of conductive paths on which data or instruction codes are transferred into a microprocessor or on which the result of an operation is sent out from the microprocessor
Amplitude
Current sinking
Atomic number
Data bus
15. One of the three regions in a bipolar junction transistor
Base
CMOS
Bode Plot
Autotransformer
16. The process of producing an output carry in full- adder when both input bits are 1s.
Component
DTE
Carry generation
Bistable
17. A method of analog- to- digital conversion using a 1- bit quantization process
Delta Modulation
Analog- to- digital (A/D) conversion
Amplitude
Autotransformer
18. Consisting of numerals - letters - and other characters
Decade
Alphanumeric
Aliasing
ASCII
19. A device used to convert an analog signal to a sequence of digital codes
Capacitance
Decade Counter
Decoder
Analog- to- digital converter(ADC)
20. A electrical property of matter that exist because of an excess or a deficiency of electrons. Can be either positive or negative
Charge
Acceptor
Angular Velocity
Circuit
21. A software compiler language for SPLD programming; a type of hardware description language (HDL)
DAT
Carry propagation
Binary coded decimal
ABEL(Advance Boolean Expression Language)
22. A condition where all the load currents are equal and the neutral current is zero
Balanced Load
Comparator
Kirchoff's Voltage Law
Data
23. Having no stable state. An astable multivibrator oscillates between two quasi- stable states.
Astable
Control Bus
Boundary scan
AHDL
24. A logic circuit used to add two binary numbers
Capacitor
AND array
Data Sheet
Adder
25. The beginning address of a segment of memory
Base address
AHDL
CMOS
Bleeder Current
26. In addition - the number that is added to another number called the augend
Bus
Addend
Data Sheet
Binary coded decimal
27. Describes a number system with a base of ten
Bus interface unit
Decimal
Astable
Bandwidth
28. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
Decade
DRAM
Boolean multiplication
CMOS
29. A type of magnetic tape format
Digital linear tape
Bidirectional shift Register
Boolean algebra
Distributive Law
30. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Attenuation
Bitstream
Boundary scan
Bus arbitration
31. Information in numeric - alphabetic - or other form.
ALU
Data
CPLD
DAT
32. A theorem that states that any amount of voltage sources and current sources can be combined into a single current source with a parallel resistor.
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
33. A type of IC package whose leads must pass through holes to the other side of a PC board
Circuit Breaker
Dual in - line package
Control Unit
Norton's Theorem
34. The VHDL unit that describes the internal operation of a logic function; the internal functional arrangement of the elements that give a device its particular operating characteristics.
DIMM
Digital linear tape
Architecture
Cascade
35. American Standard Code for Information Interchange; the most widely used alphanumeric code.
Bode Plot
Code
ASCII
BEDO DRAM
36. The current left after the total load current is subtracted from the total current into the circuit
Component
Clock
Bleeder Current
Amplitude
37. Characterized by ten states or values
Atom
Ampere- hour(Ah) rating
Decade
Addend
38. A stage of the DSP pipeline operation in which instructions are assigned to functional units and are decoded.
Decode
Demultiplexer
Balanced Bridge
Balanced Load
39. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
40. A type of counter in which each stage is clocked from the output of the preceding stage.
Asynchronous counter
Bipolar
Array
Adder
41. In Boolean algebra - the OR operation
Decimal
Boolean addition
Acceptor
DIMM
42. The basic timing signal in a digital system; a periodic waveform in which the interval between pulses equals the time for one bit; the triggering input of a flip- flop
DSP
Clock
Boundary scan
Kirchoff's Voltage Law
43. The ability of a capacitor to store electrical charge.
Capacitance
Combinational logic
AND array
Bandwidth
44. A circuit that prevents loading of an input or output
Capacitor
BJT
Buffer
Angular Velocity
45. Characteristic of cells in a Karnaugh map in which there is a single- variable change from one cell to another cell next to it on any of its four sides
AND
Norton's Theorem
Adjacency
CLB (Configurable Logic Block)
46. In relation to VHDL feature that permits operations to be processed in a parallel;that is operations that occur simultaneously
Boolean algebra
Concurrency
Bus
Code
47. A binary digit - which can be either 1 or 0
Cross - assembler
Bit
Data Sheet
Capacitance
48. Altera HDL; a nonstandard HDL
Carry propagation
AHDL
Dual in - line package
AND array
49. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
Capacity
Admittance
CMOS
Dividend
50. A transformer in which the primary and secondary are in a single winding
Ampere- hour(Ah) rating
Autotransformer
Array
Adjacency