SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. The actual current in a branch
Decode
Norton's Theorem
Branch Current
Adder
2. The ability of a capacitor to store electrical charge.
Capacitance
Boundary scan
BIOS
Code
3. American National Standards Institute
Boolean algebra
Digital linear tape
ANSI
Dependency notation
4. Data Terminal equipment
Control Bus
Atom
Associative law
DTE
5. An adverse condition that could occur if two or more devices try to communicate at the same time on a bus
Bus contention
Base address
Bandwidth
CLB (Configurable Logic Block)
6. The opposition of a capacitor to permit current; the reciprocal of capacitive reactance. The unit is the siemens.
Adder
CPLD
Data Selector
Capacitance Reactance
7. A program that translates an assembly language program for one type of microprocessor to an assembly language for another type of microprocessor
Addend
Duty cycle
Choke
Cross - assembler
8. The process of producing an output carry in full- adder when both input bits are 1s.
Duty cycle
DCE
AND array
Carry generation
9. Digital audio tape; a type of magnetic tape format
Cache memory
DAT
CPLD
DMA
10. A type of counter in which each stage is clocked from the output of the preceding stage.
BJT
Asynchronous counter
Vx=(Vs * Rx) /RT
Diode
11. Characterized by ten states or values
AND
ABEL(Advance Boolean Expression Language)
Digital linear tape
Decade
12. A complex programmable logic device that consists basically of muliple SPLD arrays with programmable interconnections.
CPLD
Analog
Collector
Ampere
13. Having two directions. the stored data can be shifted right or left
Buffer
DSP
Bidirectional shift Register
BEDO DRAM
14. A type of inductor used to block or choke off high frequencies
Decimal
DAT
Circular Mil (CM)
Choke
15. The law that states ORing several variables and then ANDing the single variable with each of the several variables and the ORing the product
Branch Current
Clock
DIMM
Distributive Law
16. A method for internally testing a PLD based on the JTAG standard (IEEE std.)
Complement
Boundary scan
Branch
Antifuse
17. A relatively small - high- speed memory that stores the most recently used instructions or data from the larger but slower main memory
Cache memory
Center Tap
Adder
Bus
18. The average of a sine wave over one half- cycle. It is 0.637 times the peak value.
Base
Compiler
Average value
ANSI
19. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
DAT
Amplitude
Ammeter
Capacitor
20. A one- way group of conductors from the to a memory - or other external device - on which the address code is sent
Counter
Access time
Atomic number
Address Bus
21. The interval of time occupied by a single bit in a sequence of bits; the period of the clock
Duty cycle
Analog
Admittance
Bit time
22. The portion within the microprocessor that provides the timing and control signals for getting data into and out of the microprocessor and for synchronizing the execution of instructions.
Address Bus
Acceptor
Control Unit
Capacity
23. The digit generated when the sum of two binary digits exceeds 1
Angular Velocity
Carry
Capacitance
Don't Care...
24. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Adder
Attenuation
Bit
Combinational logic
25. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program
BIOS
Antifuse
Analog- to- digital (A/D) conversion
Decade
26. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
Amplitude
Binary coded decimal
Bistable
Circuit
27. The effect created when a signal is sampled at less than twice the signal frequency. Aliasing creates unwanted frequencies that interfere with the signal frequency.
DSP
Atom
Aliasing
Base address
28. The maximum value of a voltage or current
BIOS
Amplitude
TTL
Decade
29. A receiving device on a bus
Capacitance Reactance
Adder
Acceptor
Atom
30. A semiconductor device that conducts current in only one direction
Choke
Diode
Dividend
Analog
31. A bridge circuit that is in the balanced state as indicated by 0 V across the output.
Current sinking
Balanced Bridge
Dynamic Memory
Boundary scan
32. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
CMOS
Bleeder Current
Ammeter
Cascade
33. One of the three regions in a bipolar Junction transistor(North junction of NpN)
Bit time
Collector
Bus contention
Bitstream
34. A condition where all the load currents are equal and the neutral current is zero
Balanced Load
Angular Velocity
Decrement
Controller
35. A group of eight bits
Byte
Baseline
Boolean algebra
Concurrency
36. A theorem that states that any amount of voltage sources and current sources can be combined into a single current source with a parallel resistor.
37. The time from the application of a valid memory address to the appearance of valid output data
D Flip-Flop
Balanced Load
Access time
Decimal
38. The process or sequence of operations carried out to program a target device
D Flip-Flop
Ampere
Design flow
Byte
39. American Standard Code for Information Interchange; the most widely used alphanumeric code.
Component
ASCII
Dependency notation
Admittance
40. The process that prevents two sources from using a bus at the same time
Autotransformer
Bus arbitration
Acceptor
BJT
41. In a PLD - a matrix formed by rows of product- term lines columns of input lines with a programmable cell at each junctions. In VHDL - an array is an ordered set of individual items called elements with a single identifier name.
Array
Analog
CPLD
Base address
42. The smallest particle of an element possessing the unique characteristics of that element.
Analog
Boolean algebra
Branch Current
Atom
43. An expression of variables and operators used to express the operation of a logic circuit
Bandwidth
Boolean expression
Bus contention
ALU
44. Information in numeric - alphabetic - or other form.
Bias
DAT
Data
Aliasing
45. A digital circuit that compares the magnitudes of two quantiities and produces an output indicating the relationship of the quantities
Decrement
Comparator
Bit time
Decade Counter
46. One current path in a parallel circuit; a current path that connects two nodes
Capacity
Capacitance Reactance
Branch
Circular Mil (CM)
47. Having two stable states. Flip- flops and latches are bistable multivibrators.
Bistable
Circular Mil (CM)
Aliasing
Carry
48. A circuit that selects data from several inputs one at a time in a sequence and places them on the output; also called a multiplexer.
Data Selector
Decrement
Carry
Circuit Breaker
49. A series of bits describing a final design that is sent to the target device during programming
Bias
Charge
Bitstream
Decoder
50. A document that specifies parameter values and operating conditions for an integrated circuits or other device
Circuit
Comparator
Data Sheet
Bleeder Current