SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A group of eight bits
Byte
Combinational logic
Capacitance Reactance
Amplitude
2. The process of producing an output carry in full- adder when both input bits are 1s.
Access time
Carry generation
Boolean algebra
bed- of- nails
3. The unit of electrical current
Amplitude
Ampere
BIOS
Bit time
4. One of the three regions in a bipolar Junction transistor(North junction of NpN)
Branch
Clear
Decoder
Collector
5. The actual current in a branch
Branch Current
Capacitance
DTE
Dual in - line package
6. The location of a given storage cell or group of cells in a memory; a unique memory location containing on byte
Adjacency
Address
Distributive Law
Decoder
7. Describes a number system with a base of ten
Choke
Control Unit
Decimal
Controller
8. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed
Capacitor
Charge- coupled device
Combinational logic
BIOS
9. To decrease the binary state of a counter by one
AWG
Vx=(Vs * Rx) /RT
Decrement
AND array
10. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Bandwidth
Dynamic Memory
Band- pass filter
Binary
11. A circuit (digital service) that switches digital data from one input line to several output lines in a specified time sequence
Demultiplexer
Capacitance
Acceptor
Apparent power
12. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Decoder
Architecture
Attenuation
Address
13. A relatively small - high- speed memory that stores the most recently used instructions or data from the larger but slower main memory
Address Bus
Carry
Carry generation
Cache memory
14. A combination of logic gates interconnected to produce a specified Boolean function with no storage or memory capability; sometimes called combinatorial logic
Bandwidth
Astable
Component
Combinational logic
15. The application of a dc voltage to an electronic device to produce a desired mode of operation
Bias
Cache memory
Boolean addition
Closed circuit
16. A semiconductor device that conducts current in only one direction
Bitstream
Address Bus
Diode
Bus arbitration
17. A type of inductor used to block or choke off high frequencies
Decade
Ampere
Bit
Choke
18. The portion within the microprocessor that provides the timing and control signals for getting data into and out of the microprocessor and for synchronizing the execution of instructions.
Comparator
Control Unit
Attenuation
Circuit
19. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program
Antifuse
Angular Velocity
DSP
Demultiplexer
20. A VHDL feature that can be used to predefine the logic function for multiple use throughout a program or programs
Component
CPLD
Concurrency
Bidirectional shift Register
21. A series of bits describing a final design that is sent to the target device during programming
Bitstream
Address Bus
Decrement
Branch Current
22. A transformer in which the primary and secondary are in a single winding
Bus interface unit
Autotransformer
CMOS
Boolean multiplication
23. Digital audio tape; a type of magnetic tape format
Comparator
DAT
Norton's Theorem
Boundary scan
24. The law that states ORing several variables and then ANDing the single variable with each of the several variables and the ORing the product
Distributive Law
Comparator
Adjacency
Binary
25. The VHDL unit that describes the internal operation of a logic function; the internal functional arrangement of the elements that give a device its particular operating characteristics.
Architecture
Bit time
Carry generation
Design flow
26. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
Binary coded decimal
Clear
Autotransformer
Bit
27. An electrical instrument used to measure current
Ammeter
Bode Plot
Antifuse
BEDO DRAM
28. Having two opposites charge carriers within the transistor structure
DCE
Bipolar
Cross - assembler
Dependency notation
29. The beginning address of a segment of memory
Demultiplexer
Base address
Bandwidth
Capacitance
30. Data Communications equipment
Clear
DCE
CLB (Configurable Logic Block)
Asynchronous counter
31. A complex programmable logic device that consists basically of muliple SPLD arrays with programmable interconnections.
Distributive Law
CPLD
Charge
Address
32. An arrangement of electrical and/or electronic components interconnected in such a way as to perform a specified function
Bus contention
Comparator
Concurrency
Circuit
33. A filter that rejects a range of frequencies lying between two critical frequencies and passes frequencies above and below that range.
Bleeder Current
Capacitance
AWG
Band- stop filter
34. Sum of all currents entering a node is equal to the sum of all currents leaving the same node
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
35. American wire gauge; a standardization based on wire diameter
Analog- to- digital (A/D) conversion
AWG
Charge- coupled device
Adjacency
36. Voltage Divider Rule in determining TEC Thevenin Equivalence Circuit
Comparator
Vx=(Vs * Rx) /RT
Component
Amplitude
37. The portion of the CPU that interfaces with the system buses and fetches instructions - reads operands - and writes results.
AWG
Bidirectional shift Register
Bus interface unit
Closed circuit
38. Dynamic random- access memory; a type of semiconductor memory that uses capacitors as the storage elements and is a volatile - read/write memory
Decade
Circuit Breaker
DRAM
AND array
39. Having two values or states; describes a number system that has a base of two and utilizes 1 and 0 as its digits
Capacity
Attenuation
Bit
Binary
40. A type of bistable multivibrator in which the output assumes the state of the D input on the triggering edge of a clock pulse.
Aliasing
D Flip-Flop
Boolean multiplication
Ampere
41. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
Admittance
Decimal
Boundary scan
Bus contention
42. In a division operation the quantity that is being divided
Complement
Dividend
Antifuse
Cache memory
43. A digital circuit that compares the magnitudes of two quantiities and produces an output indicating the relationship of the quantities
Charge- coupled device
Comparator
DMA
Decimal
44. A device used to convert an analog signal to a sequence of digital codes
Demultiplexer
ABEL(Advance Boolean Expression Language)
Analog- to- digital converter(ADC)
Circuit Breaker
45. Bipolar junction transistor; a semiconductor device used for switching or amplification. A BJT has two junctions - the base- emitter junction and the base- collector junction
BIOS
Design flow
Binary coded decimal
BJT
46. An instrument that can specify each of the other instruments on the bus as either a talker or a listener for the purpose of data transfer.
Controller
Aliasing
Apparent power
Assembly language
47. The inverse of opposite of a number - in Boolean algebra - the inverse function - expressed with a bar over the variable. The complement of a 1 is a 0 - and vice versa
Debug
Complement
Amplitude
Cache memory
48. Burst extended data output dynamic random- access memory
Circular Mil (CM)
BEDO DRAM
Demultiplexer
Closed circuit
49. In addition (ORing) and multiplication (ANDing) of two variables the order in which the variables are ORed or ANDed makes no difference
Bus arbitration
Antifuse
Commutative Law
Bus interface unit
50. Altera HDL; a nonstandard HDL
AHDL
Dynamic Memory
Counter
Admittance
Sorry!:) No result found.
Can you answer 50 questions in 15 minutes?
Let me suggest you:
Browse all subjects
Browse all tests
Most popular tests
Major Subjects
Tests & Exams
AP
CLEP
DSST
GRE
SAT
GMAT
Certifications
CISSP go to https://www.isc2.org/
PMP
ITIL
RHCE
MCTS
More...
IT Skills
Android Programming
Data Modeling
Objective C Programming
Basic Python Programming
Adobe Illustrator
More...
Business Skills
Advertising Techniques
Business Accounting Basics
Business Strategy
Human Resource Management
Marketing Basics
More...
Soft Skills
Body Language
People Skills
Public Speaking
Persuasion
Job Hunting And Resumes
More...
Vocabulary
GRE Vocab
SAT Vocab
TOEFL Essential Vocab
Basic English Words For All
Global Words You Should Know
Business English
More...
Languages
AP German Vocab
AP Latin Vocab
SAT Subject Test: French
Italian Survival
Norwegian Survival
More...
Engineering
Audio Engineering
Computer Science Engineering
Aerospace Engineering
Chemical Engineering
Structural Engineering
More...
Health Sciences
Basic Nursing Skills
Health Science Language Fundamentals
Veterinary Technology Medical Language
Cardiology
Clinical Surgery
More...
English
Grammar Fundamentals
Literary And Rhetorical Vocab
Elements Of Style Vocab
Introduction To English Major
Complete Advanced Sentences
Literature
Homonyms
More...
Math
Algebra Formulas
Basic Arithmetic: Measurements
Metric Conversions
Geometric Properties
Important Math Facts
Number Sense Vocab
Business Math
More...
Other Major Subjects
Science
Economics
History
Law
Performing-arts
Cooking
Logic & Reasoning
Trivia
Browse all subjects
Browse all tests
Most popular tests