SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A set of interconnections that interface one or more devices based on a standardized specification
Compiler
Don't Care...
Baseline
Bus
2. A unit of logic in an FPGA that is made up of multiple smaller logic modules and a local programmable interconnect that is used to connect logic modules within the CLB
CLB (Configurable Logic Block)
Astable
Boolean expression
Atomic number
3. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed
Cascade
Charge- coupled device
Design flow
Cache memory
4. Digital audio tape; a type of magnetic tape format
Concurrency
Atomic number
DAT
Access time
5. A type of bistable multivibrator in which the output assumes the state of the D input on the triggering edge of a clock pulse.
DAT
Digital linear tape
D Flip-Flop
Code
6. The basic timing signal in a digital system; a periodic waveform in which the interval between pulses equals the time for one bit; the triggering input of a flip- flop
Byte
Combinational logic
Clock
Decoder
7. A semiconductor device that conducts current in only one direction
Diode
AHDL
Data Sheet
Decade Counter
8. An energy source that uses a chemical reaction to convert chemical energy into electrical energy.
Battery
Ammeter
Branch
AND array
9. The application of a dc voltage to an electronic device to produce a desired mode of operation
Base
CPLD
Bias
Analog- to- digital converter(ADC)
10. The process that prevents two sources from using a bus at the same time
Boundary scan
Bus arbitration
D Flip-Flop
Angular Velocity
11. The interval of time occupied by a single bit in a sequence of bits; the period of the clock
D Flip-Flop
Bit time
Counter
Bit
12. The mathematics of logic circuits
Capacitance Reactance
Boolean algebra
Carry generation
Decode
13. Having two stable states. Flip- flops and latches are bistable multivibrators.
Bistable
Attenuation
Atom
Counter
14. Describes a number system with a base of ten
Control Unit
Branch
Decimal
Decoder
15. A series of bits describing a final design that is sent to the target device during programming
Central processing unit
Bitstream
Charge
Concurrency
16. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program
Antifuse
Boolean multiplication
Capacitance
Dual in - line package
17. A circuit (digital service) that switches digital data from one input line to several output lines in a specified time sequence
Cross - assembler
Asynchronous counter
Demultiplexer
DMA
18. The ability of a capacitor to store electrical charge.
Ampere
Bit
Capacitance
Attenuation
19. A filter that rejects a range of frequencies lying between two critical frequencies and passes frequencies above and below that range.
Band- stop filter
Digital linear tape
Design flow
Ampere
20. Direct memory access; a method to directly interface a peripheral device to memory without using the CPU for control
Controller
Ampere- hour(Ah) rating
Circuit Breaker
DMA
21. A connection at the midpoint of a winding in a transformer
Buffer
Center Tap
Circuit Breaker
Analog- to- digital converter(ADC)
22. The portion of the CPU that interfaces with the system buses and fetches instructions - reads operands - and writes results.
Acceptor
Control Unit
Battery
Bus interface unit
23. A relatively small - high- speed memory that stores the most recently used instructions or data from the larger but slower main memory
Cache memory
Amplitude
Apparent power
Bias
24. A bridge circuit that is in the balanced state as indicated by 0 V across the output.
Balanced Bridge
Asynchronous counter
Thevenin Equivalent Circuit
ANSI
25. An expression of variables and operators used to express the operation of a logic circuit
Boolean expression
Bistable
Data bus
Combinational logic
26. An application program in development software packages that controls the design flow process and translates source code into object code in a format that can be logically tested or downloaded to a target device
Carry
BJT
Compiler
Collector
27. The process of rippling an input carry to become the output carry in a full- adder when either or both of the input bits are 1's and the input carry is a 1
Controller
Bit
Center Tap
Carry propagation
28. The smallest particle of an element possessing the unique characteristics of that element.
Atom
Binary coded decimal
Adjacency
Decimal
29. A device used to convert an analog signal to a sequence of digital codes
Carry
Analog- to- digital converter(ADC)
Branch
Carry propagation
30. A unit of the cross - sectional area of a wire.
Closed circuit
Bitstream
Commutative Law
Circular Mil (CM)
31. One of the three regions in a bipolar junction transistor
Base
Cross - assembler
Data bus
Adder
32. Data Communications equipment
DCE
Delta Modulation
Concurrency
Data Selector
33. The effect created when a signal is sampled at less than twice the signal frequency. Aliasing creates unwanted frequencies that interfere with the signal frequency.
Carry propagation
CPLD
Aliasing
Associative law
34. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
Average value
Code
Admittance
Astable
35. The current left after the total load current is subtracted from the total current into the circuit
Boolean algebra
Buffer
Bleeder Current
Astable
36. The number of protons in a nucleus
Distributive Law
Debug
CMOS
Atomic number
37. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
Binary coded decimal
Battery
Analog- to- digital converter(ADC)
Capacitance Reactance
38. Dynamic random- access memory; a type of semiconductor memory that uses capacitors as the storage elements and is a volatile - read/write memory
Buffer
DRAM
Access time
Array
39. The action of a circuit in which it accepts current into its output from a load
Current sinking
Astable
Bidirectional shift Register
Duty cycle
40. An arrangement of electrical and/or electronic components interconnected in such a way as to perform a specified function
Bus
Decode
Circuit
Control Bus
41. A set of conductive paths hat connects the CPU to other parts of the computer to coordinate its operations and to communicate with external devices
Bode Plot
Norton's Theorem
Control Bus
DCE
42. The opposition of a capacitor to permit current; the reciprocal of capacitive reactance. The unit is the siemens.
CPLD
Atomic number
Capacitance Reactance
Complement
43. In a pulse waveform - the height or maximum value of the pulse as measured from its low level.
Data bus
Amplitude
CPLD
Band- pass filter
44. A basic logic operation in which a true(high) output occurs only when all the input conditions are true (high)
Bit time
AND
Charge- coupled device
Demultiplexer
45. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
DCE
Cascade
CMOS
DMA
46. The time from the application of a valid memory address to the appearance of valid output data
Combinational logic
ABEL(Advance Boolean Expression Language)
Decade Counter
Access time
47. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Control Bus
Concurrency
Controller
Cascade
48. A type of magnetic tape format
Carry
Digital linear tape
Controller
Duty cycle
49. Transistor-Transistor Logic and is implemented with bipolar junction transistors
AHDL
TTL
Counter
Admittance
50. The law that states ORing several variables and then ANDing the single variable with each of the several variables and the ORing the product
Distributive Law
Acceptor
Bit time
Delta Modulation