SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. The digit generated when the sum of two binary digits exceeds 1
Carry
Analog
Atom
BEDO DRAM
2. A semiconductor device that conducts current in only one direction
Adder
Diode
DSP
Atom
3. American National Standards Institute
Analog- to- digital (A/D) conversion
Bit
ANSI
Duty cycle
4. The portion within the microprocessor that provides the timing and control signals for getting data into and out of the microprocessor and for synchronizing the execution of instructions.
Cross - assembler
Asynchronous counter
Binary
Control Unit
5. The range of frequencies for which the current (or output voltage) is equal to or greater than 70.7% of its value at the resonant frequency that is considered to be passed by a filter.
Delta Modulation
Closed circuit
Bandwidth
Balanced Load
6. The unit of electrical current
Capacitor
Base
Branch
Ampere
7. American wire gauge; a standardization based on wire diameter
Asynchronous counter
AWG
Buffer
Bus contention
8. An expression of variables and operators used to express the operation of a logic circuit
DIMM
Boolean expression
Associative law
Decoder
9. A class of integrated logic circuits that is implemented with a type of field effect transistor
CMOS Complementary Metal Oxide Semiconductor
Compiler
Digital linear tape
Delta Modulation
10. Having two values or states; describes a number system that has a base of two and utilizes 1 and 0 as its digits
AHDL
Bus interface unit
Clock
Binary
11. A filter that rejects a range of frequencies lying between two critical frequencies and passes frequencies above and below that range.
Apparent power
Dual in - line package
Band- stop filter
Bidirectional shift Register
12. A circuit that prevents loading of an input or output
Buffer
Acceptor
Decade
Kirchoff's Voltage Law
13. The phasor combination of resistive power (true power) and reactive power. The unit is the volt- amperes (VA).
Aliasing
DIMM
Circular Mil (CM)
Apparent power
14. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
CMOS
CPLD
Data bus
DAT
15. The effect created when a signal is sampled at less than twice the signal frequency. Aliasing creates unwanted frequencies that interfere with the signal frequency.
Boundary scan
Aliasing
Boolean algebra
Decode
16. The process that prevents two sources from using a bus at the same time
Decimal
DIMM
Branch
Bus arbitration
17. A stage of the DSP pipeline operation in which instructions are assigned to functional units and are decoded.
Carry propagation
Decode
Associative law
Cache memory
18. An array of AND gates consisting of a matrix of programmable interconnection
Bistable
AND array
Combinational logic
Charge
19. The basic timing signal in a digital system; a periodic waveform in which the interval between pulses equals the time for one bit; the triggering input of a flip- flop
Cache memory
Decade
Clock
DTE
20. A resettable protective device used for interrupting execessive current in an electric circuit
Kirchoff's Current Law(KCL)
Control Bus
Circuit Breaker
DTE
21. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
22. A unit of logic in an FPGA that is made up of multiple smaller logic modules and a local programmable interconnect that is used to connect logic modules within the CLB
Charge
CLB (Configurable Logic Block)
Collector
AND array
23. One current path in a parallel circuit; a current path that connects two nodes
Commutative Law
Branch
Design flow
Diode
24. The mathematics of logic circuits
Bitstream
DIMM
Aliasing
Boolean algebra
25. In addition - the number that is added to another number called the augend
Alphanumeric
Addend
Concurrency
CMOS Complementary Metal Oxide Semiconductor
26. A two terminal circuit containing voltage sources - current sources - and resistors can be modeled as a voltage source in series with a resistor
Capacitor
Thevenin Equivalent Circuit
AND gate
Binary coded decimal
27. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
Admittance
Carry generation
Amplitude
Dividend
28. A bridge circuit that is in the balanced state as indicated by 0 V across the output.
Balanced Bridge
Carry propagation
Asynchronous counter
Diode
29. The VHDL unit that describes the internal operation of a logic function; the internal functional arrangement of the elements that give a device its particular operating characteristics.
Data Sheet
AND
Architecture
Closed circuit
30. In addition (ORing) and multiplication (ANDing) of two variables the order in which the variables are ORed or ANDed makes no difference
CMOS Complementary Metal Oxide Semiconductor
Clock
Commutative Law
Amplitude
31. The rotational rate of a phasor which is related to the frequency of the sine wave that the phasor represents
DAT
Central processing unit
Angular Velocity
Carry
32. A method for internally testing a PLD based on the JTAG standard (IEEE std.)
CMOS
Boundary scan
Assembler
Data Selector
33. A VHDL feature that can be used to predefine the logic function for multiple use throughout a program or programs
Carry generation
Component
Bus arbitration
Capacitance Reactance
34. A basic logic operation in which a true(high) output occurs only when all the input conditions are true (high)
AHDL
Data
AND
Associative law
35. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Central processing unit
Assembler
Boolean expression
Cascade
36. In relation to VHDL feature that permits operations to be processed in a parallel;that is operations that occur simultaneously
Concurrency
Balanced Load
Collector
Amplitude
37. A software compiler language for SPLD programming; a type of hardware description language (HDL)
Decade
AND gate
ABEL(Advance Boolean Expression Language)
Diode
38. A programming language that uses English like words and has a one- to- one correspondence to machine language
Charge- coupled device
Dependency notation
Assembly language
Branch Current
39. The number of protons in a nucleus
Atomic number
Acceptor
Bus contention
Carry propagation
40. The current left after the total load current is subtracted from the total current into the circuit
Adder
Addend
Access time
Bleeder Current
41. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
TTL
Binary coded decimal
Boolean multiplication
Central processing unit
42. The portion of the CPU that interfaces with the system buses and fetches instructions - reads operands - and writes results.
Array
Center Tap
Bus interface unit
Base
43. A program that converts English- like mnemonics into machine code
Cross - assembler
Branch Current
AWG
Assembler
44. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
AND
Attenuation
TTL
Boolean multiplication
45. A type of IC package whose leads must pass through holes to the other side of a PC board
Bus arbitration
Array
Apparent power
Dual in - line package
46. A device used to convert an analog signal to a sequence of digital codes
Current sinking
Analog- to- digital converter(ADC)
Decade Counter
Bit
47. Voltage Divider Rule in determining TEC Thevenin Equivalence Circuit
Decoder
BEDO DRAM
Vx=(Vs * Rx) /RT
Combinational logic
48. Having no stable state. An astable multivibrator oscillates between two quasi- stable states.
Closed circuit
Control Bus
Astable
Digital linear tape
49. A number given in ampere- hours determined by multiplying the current times the length of the time (h) a battery can deliver that current to a load
Dynamic Memory
Admittance
Ampere- hour(Ah) rating
Compiler
50. Describes a number system with a base of ten
Decimal
Collector
Capacitance Reactance
bed- of- nails