Test your basic knowledge |

Digital Fundamentals

Subject : engineering
Instructions:
  • Answer 50 questions in 15 minutes.
  • If you are not ready to take this test, you can study here.
  • Match each statement with the correct term.
  • Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.

This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program






2. Information in numeric - alphabetic - or other form.






3. The range of frequencies for which the current (or output voltage) is equal to or greater than 70.7% of its value at the resonant frequency that is considered to be passed by a filter.






4. An array of AND gates consisting of a matrix of programmable interconnection






5. A two terminal circuit containing voltage sources - current sources - and resistors can be modeled as a voltage source in series with a resistor






6. To decrease the binary state of a counter by one






7. A nominally continuous electrical signal that varies in amplitude or frequency in response to changes in sound - light - heat - position - or pressure.






8. A type of IC package whose leads must pass through holes to the other side of a PC board






9. Data Communications equipment






10. The opposition of a capacitor to permit current; the reciprocal of capacitive reactance. The unit is the siemens.






11. Characteristic of cells in a Karnaugh map in which there is a single- variable change from one cell to another cell next to it on any of its four sides






12. Describes a number system with a base of ten






13. A type of magnetic tape format






14. A resettable protective device used for interrupting execessive current in an electric circuit






15. A stage of the DSP pipeline operation in which instructions are assigned to functional units and are decoded.






16. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed






17. The time from the application of a valid memory address to the appearance of valid output data






18. A program that translates an assembly language program for one type of microprocessor to an assembly language for another type of microprocessor






19. A semiconductor device that conducts current in only one direction






20. In a PLD - a matrix formed by rows of product- term lines columns of input lines with a programmable cell at each junctions. In VHDL - an array is an ordered set of individual items called elements with a single identifier name.






21. The ability of a capacitor to store electrical charge.






22. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification

Warning: Invalid argument supplied for foreach() in /var/www/html/basicversity.com/show_quiz.php on line 183


23. The location of a given storage cell or group of cells in a memory; a unique memory location containing on byte






24. Altera HDL; a nonstandard HDL






25. Having two opposites charge carriers within the transistor structure






26. A filter that passes a range of frequencies lying between two critical freqencies and rejects frequencies above and below that range.






27. A type of inductor used to block or choke off high frequencies






28. A unit of the cross - sectional area of a wire.






29. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter






30. Sum of all currents entering a node is equal to the sum of all currents leaving the same node

Warning: Invalid argument supplied for foreach() in /var/www/html/basicversity.com/show_quiz.php on line 183


31. Voltage Divider Rule in determining TEC Thevenin Equivalence Circuit






32. A receiving device on a bus






33. In Boolean algebra - the AND operation






34. A type of bistable multivibrator in which the output assumes the state of the D input on the triggering edge of a clock pulse.






35. In a pulse waveform - the height or maximum value of the pulse as measured from its low level.






36. An asynchronous input used to reset a flip- flop (make the Q output 0); to place a register or counter in the state in which it contains all 0's






37. An application program in development software packages that controls the design flow process and translates source code into object code in a format that can be logically tested or downloaded to a target device






38. The ratio of pulse width to period expressed as a percentage






39. A digital circuit device that converts coded information into another (familiar) or noncoded form






40. Having no stable state. An astable multivibrator oscillates between two quasi- stable states.






41. Direct memory access; a method to directly interface a peripheral device to memory without using the CPU for control






42. The number of protons in a nucleus






43. A document that specifies parameter values and operating conditions for an integrated circuits or other device






44. The inverse of opposite of a number - in Boolean algebra - the inverse function - expressed with a bar over the variable. The complement of a 1 is a 0 - and vice versa






45. A combination of logic gates interconnected to produce a specified Boolean function with no storage or memory capability; sometimes called combinatorial logic






46. A relatively small - high- speed memory that stores the most recently used instructions or data from the larger but slower main memory






47. A digital circuit that compares the magnitudes of two quantiities and produces an output indicating the relationship of the quantities






48. A binary digit - which can be either 1 or 0






49. The beginning address of a segment of memory






50. A software compiler language for SPLD programming; a type of hardware description language (HDL)