SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A set of conductive paths hat connects the CPU to other parts of the computer to coordinate its operations and to communicate with external devices
Circular Mil (CM)
Control Bus
Kirchoff's Current Law(KCL)
Design flow
2. A condition where all the load currents are equal and the neutral current is zero
Balanced Load
Admittance
Band- pass filter
Cascade
3. The interval of time occupied by a single bit in a sequence of bits; the period of the clock
Bit time
Vx=(Vs * Rx) /RT
Balanced Bridge
Battery
4. The digit generated when the sum of two binary digits exceeds 1
Carry
AHDL
Architecture
Cache memory
5. A digital counter having ten states
Buffer
Decade Counter
Diode
DTE
6. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
7. The law that states ORing several variables and then ANDing the single variable with each of the several variables and the ORing the product
Bleeder Current
Distributive Law
Bus arbitration
Array
8. American Standard Code for Information Interchange; the most widely used alphanumeric code.
Address
ASCII
Baseline
Assembly language
9. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed
Kirchoff's Voltage Law
Charge- coupled device
Bistable
Bode Plot
10. Having two opposites charge carriers within the transistor structure
Control Unit
Charge- coupled device
DSP
Bipolar
11. Direct memory access; a method to directly interface a peripheral device to memory without using the CPU for control
BIOS
AHDL
Bus interface unit
DMA
12. The ratio of pulse width to period expressed as a percentage
Bode Plot
ANSI
Duty cycle
Debug
13. An energy source that uses a chemical reaction to convert chemical energy into electrical energy.
Architecture
Battery
Decoder
ABEL(Advance Boolean Expression Language)
14. Having two directions. the stored data can be shifted right or left
Bidirectional shift Register
Bit time
Amplitude
Ampere- hour(Ah) rating
15. The action of a circuit in which it accepts current into its output from a load
Cascade
Clock
Current sinking
Bus interface unit
16. A complex programmable logic device that consists basically of muliple SPLD arrays with programmable interconnections.
Bit time
Ammeter
CPLD
Assembly language
17. The main part of a computer responsible for control and processing of data; the core of a DSP that processes the program instructions
Carry
Central processing unit
Duty cycle
Data bus
18. An array of AND gates consisting of a matrix of programmable interconnection
Cache memory
Decode
Bus arbitration
AND array
19. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Don't Care...
Clock
Cascade
Code
20. The actual current in a branch
Branch Current
Data Selector
AHDL
Cascade
21. A notational system for logic symbols that specifies input and output relationships thus fully defining a given function
Bus contention
CMOS
Branch Current
Dependency notation
22. A binary digit - which can be either 1 or 0
Base address
Charge- coupled device
Bit
Carry
23. A two terminal circuit containing voltage sources - current sources - and resistors can be modeled as a voltage source in series with a resistor
CMOS
Kirchoff's Voltage Law
Clock
Thevenin Equivalent Circuit
24. In addition - the number that is added to another number called the augend
Circular Mil (CM)
Addend
Band- stop filter
Dynamic Memory
25. In a pulse waveform - the height or maximum value of the pulse as measured from its low level.
Delta Modulation
Center Tap
Amplitude
Code
26. A logic circuit used to add two binary numbers
Adder
Kirchoff's Voltage Law
DAT
Analog- to- digital converter(ADC)
27. Basic input/output system; a set of programs in ROM that interfaces the I/) devices in a computer system
Delta Modulation
BIOS
Data Sheet
Capacity
28. Data Communications equipment
Bistable
Assembly language
DCE
Augend
29. American wire gauge; a standardization based on wire diameter
AWG
Autotransformer
Aliasing
Compiler
30. A resettable protective device used for interrupting execessive current in an electric circuit
DAT
Don't Care...
DIMM
Circuit Breaker
31. An adverse condition that could occur if two or more devices try to communicate at the same time on a bus
Architecture
Cascade
Bus contention
Demultiplexer
32. Arithmetic Logic Unit; the key processing element of a microprocessor that perfoms arithmetic and logic operations.
Baseline
Circuit
BIOS
ALU
33. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Addend
Attenuation
AWG
Circuit
34. The portion of the CPU that interfaces with the system buses and fetches instructions - reads operands - and writes results.
Aliasing
Distributive Law
Decimal
Bus interface unit
35. A method for the automated testing of printed circuit boards in which the board is mounted on a fixture that resembles a bed of nails that makes contact with test points
ASCII
bed- of- nails
AND array
Complement
36. A method of analog- to- digital conversion using a 1- bit quantization process
Analog
Delta Modulation
ASCII
Branch Current
37. A program that translates an assembly language program for one type of microprocessor to an assembly language for another type of microprocessor
Access time
Cross - assembler
CPLD
Bidirectional shift Register
38. The average of a sine wave over one half- cycle. It is 0.637 times the peak value.
Capacitor
DRAM
Amplitude
Average value
39. The phasor combination of resistive power (true power) and reactive power. The unit is the volt- amperes (VA).
Band- stop filter
Concurrency
Address
Apparent power
40. Describes a number system with a base of ten
Circuit Breaker
DSP
Battery
Decimal
41. A nominally continuous electrical signal that varies in amplitude or frequency in response to changes in sound - light - heat - position - or pressure.
Access time
Decimal
Adjacency
Analog
42. To decrease the binary state of a counter by one
Combinational logic
Decrement
Astable
Address
43. A VHDL feature that can be used to predefine the logic function for multiple use throughout a program or programs
Circuit
Bipolar
Component
Capacitor
44. A bridge circuit that is in the balanced state as indicated by 0 V across the output.
Band- stop filter
Capacitor
Autotransformer
Balanced Bridge
45. One current path in a parallel circuit; a current path that connects two nodes
BIOS
Counter
Capacitance
Branch
46. Information in numeric - alphabetic - or other form.
Atom
Circuit
Data
Bus arbitration
47. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
DIMM
Binary coded decimal
Boolean multiplication
Bipolar
48. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program
Antifuse
D Flip-Flop
DAT
Atomic number
49. A digital circuit that compares the magnitudes of two quantiities and produces an output indicating the relationship of the quantities
Center Tap
Comparator
Capacitance
Aliasing
50. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
Capacitor
Choke
Demultiplexer
Dynamic Memory