SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A unit of the cross - sectional area of a wire.
CPLD
Charge
Bitstream
Circular Mil (CM)
2. Sum of all currents entering a node is equal to the sum of all currents leaving the same node
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
3. A type of magnetic tape format
Digital linear tape
Balanced Bridge
Antifuse
DIMM
4. The interval of time occupied by a single bit in a sequence of bits; the period of the clock
Bit time
Boundary scan
DRAM
Clock
5. In addition - the number to which the addend is added
Array
Assembly language
Augend
Kirchoff's Voltage Law
6. A notational system for logic symbols that specifies input and output relationships thus fully defining a given function
Concurrency
Cascade
Dependency notation
DTE
7. Characteristic of cells in a Karnaugh map in which there is a single- variable change from one cell to another cell next to it on any of its four sides
Astable
Adjacency
Assembly language
Augend
8. In addition (ORing) and multiplication (ANDing) of two variables the order in which the variables are ORed or ANDed makes no difference
Commutative Law
Buffer
Bandwidth
ALU
9. A device used to convert an analog signal to a sequence of digital codes
Decrement
Bode Plot
Assembler
Analog- to- digital converter(ADC)
10. Basic input/output system; a set of programs in ROM that interfaces the I/) devices in a computer system
BIOS
Dividend
Dependency notation
Thevenin Equivalent Circuit
11. The smallest particle of an element possessing the unique characteristics of that element.
Address Bus
Bitstream
Atom
Boolean algebra
12. The number of protons in a nucleus
Decoder
Kirchoff's Current Law(KCL)
Balanced Bridge
Atomic number
13. The ratio of pulse width to period expressed as a percentage
DCE
Duty cycle
BEDO DRAM
Bit time
14. The unit of electrical current
Boolean algebra
Circuit
Ampere
Byte
15. The current left after the total load current is subtracted from the total current into the circuit
Bleeder Current
Address
Analog- to- digital (A/D) conversion
Capacitance Reactance
16. A set of conductive paths hat connects the CPU to other parts of the computer to coordinate its operations and to communicate with external devices
Control Bus
Atomic number
Debug
Boolean algebra
17. A complex programmable logic device that consists basically of muliple SPLD arrays with programmable interconnections.
Bus interface unit
DAT
Adder
CPLD
18. An application program in development software packages that controls the design flow process and translates source code into object code in a format that can be logically tested or downloaded to a target device
DMA
Compiler
Controller
Combinational logic
19. An arrangement of electrical and/or electronic components interconnected in such a way as to perform a specified function
Circuit
DSP
Distributive Law
Combinational logic
20. A combined coder and decoder
Component
Baseline
Code
Bistable
21. The effect created when a signal is sampled at less than twice the signal frequency. Aliasing creates unwanted frequencies that interfere with the signal frequency.
Carry
CLB (Configurable Logic Block)
Cascade
Aliasing
22. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Attenuation
Decrement
Boolean expression
Architecture
23. A type of PLD nonvolatile programmable link that can be left open or can be shorted once as directed by the program
Augend
Distributive Law
Compiler
Antifuse
24. Consisting of numerals - letters - and other characters
Central processing unit
Alphanumeric
BJT
Amplitude
25. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
Counter
Branch Current
Current sinking
Binary coded decimal
26. The total number of data units(bits - nibbles - bytes - words) that a memory can store.
DSP
Analog- to- digital converter(ADC)
Capacity
Dual in - line package
27. Data Communications equipment
Bus arbitration
Circuit Breaker
Kirchoff's Current Law(KCL)
DCE
28. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Apparent power
Center Tap
Cascade
Decade Counter
29. The location of a given storage cell or group of cells in a memory; a unique memory location containing on byte
AHDL
Branch
Battery
Address
30. A electrical property of matter that exist because of an excess or a deficiency of electrons. Can be either positive or negative
Charge
Central processing unit
Capacitance Reactance
Clock
31. One of the three regions in a bipolar junction transistor
Base
Commutative Law
Bandwidth
Choke
32. A document that specifies parameter values and operating conditions for an integrated circuits or other device
BIOS
DRAM
Decode
Data Sheet
33. A basic logic operation in which a true(high) output occurs only when all the input conditions are true (high)
Controller
AHDL
Amplitude
AND
34. The process of producing an output carry in full- adder when both input bits are 1s.
AND gate
Carry generation
Asynchronous counter
Complement
35. Direct memory access; a method to directly interface a peripheral device to memory without using the CPU for control
Architecture
DMA
Closed circuit
Cache memory
36. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
Capacitor
Concurrency
DCE
Boolean addition
37. The application of a dc voltage to an electronic device to produce a desired mode of operation
Counter
ANSI
Bias
Admittance
38. The portion within the microprocessor that provides the timing and control signals for getting data into and out of the microprocessor and for synchronizing the execution of instructions.
Attenuation
Band- pass filter
Control Unit
AWG
39. American National Standards Institute
Capacity
Combinational logic
Data bus
ANSI
40. A unit of logic in an FPGA that is made up of multiple smaller logic modules and a local programmable interconnect that is used to connect logic modules within the CLB
CLB (Configurable Logic Block)
DIMM
Control Bus
Branch
41. A code within DOS that allows various operations on files and includes a primitive assembler; to eliminate a problem in hardware or software.
Charge
Debug
Data bus
Clock
42. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Data Sheet
Dynamic Memory
DAT
Cascade
43. Arithmetic Logic Unit; the key processing element of a microprocessor that perfoms arithmetic and logic operations.
Compiler
Adder
Diode
ALU
44. In Boolean algebra - the OR operation
Architecture
Binary
Boolean addition
Carry propagation
45. The rotational rate of a phasor which is related to the frequency of the sine wave that the phasor represents
Ammeter
Angular Velocity
AND
Capacitor
46. A interconnection of electrical components designed to produce a desired result. A basic circuits consists of a source - a load and an interconnecting current path.
Norton's Theorem
Circuit
DTE
Design flow
47. In a division operation the quantity that is being divided
Collector
Dividend
Bistable
Design flow
48. A logic gate that produces a High output only when all of the inputs are HIGH
Central processing unit
Bias
AND gate
Don't Care...
49. A circuit with a complete current path
Center Tap
Closed circuit
Clear
Autotransformer
50. A method for internally testing a PLD based on the JTAG standard (IEEE std.)
Address Bus
Bandwidth
Boundary scan
DCE