SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. A set of interconnections that interface one or more devices based on a standardized specification
Branch
Control Bus
Capacitance Reactance
Bus
2. A digital code in which each of the decimal digits - 0 through 9 - is represented by a group of four bits
Boolean multiplication
Kirchoff's Voltage Law
Binary coded decimal
Bipolar
3. Altera HDL; a nonstandard HDL
Bleeder Current
AHDL
Ampere- hour(Ah) rating
Concurrency
4. A class of integrated logic circuits that is implemented with a type of field effect transistor
Bit
Branch
Decimal
CMOS Complementary Metal Oxide Semiconductor
5. A filter that rejects a range of frequencies lying between two critical frequencies and passes frequencies above and below that range.
Bidirectional shift Register
Adjacency
Band- stop filter
Complement
6. In a PLD - a matrix formed by rows of product- term lines columns of input lines with a programmable cell at each junctions. In VHDL - an array is an ordered set of individual items called elements with a single identifier name.
CMOS
Address
Ampere
Array
7. A reduction of the output signal compared to the input signal - resulting in a ratio with a value of less than 1 for the output voltage to the input voltage of a circuit.
Debug
Attenuation
Bus arbitration
Bus
8. A notational system for logic symbols that specifies input and output relationships thus fully defining a given function
Dependency notation
Alphanumeric
Cross - assembler
Decimal
9. Dynamic random- access memory; a type of semiconductor memory that uses capacitors as the storage elements and is a volatile - read/write memory
Bias
Bit
Counter
DRAM
10. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
11. A circuit that selects data from several inputs one at a time in a sequence and places them on the output; also called a multiplexer.
Branch Current
Ampere- hour(Ah) rating
DCE
Data Selector
12. A combination of logic gates interconnected to produce a specified Boolean function with no storage or memory capability; sometimes called combinatorial logic
Combinational logic
Decade Counter
Binary coded decimal
Acceptor
13. Sum of all the voltage drops in series equals to the source voltage
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
14. Digital Signal Processor; a special type of microprocessor that processes data in real time
BIOS
Boolean addition
Address Bus
DSP
15. Describes a number system with a base of ten
Bus
Address
AND gate
Decimal
16. An array of AND gates consisting of a matrix of programmable interconnection
AHDL
Bandwidth
DIMM
AND array
17. The range of frequencies for which the current (or output voltage) is equal to or greater than 70.7% of its value at the resonant frequency that is considered to be passed by a filter.
Digital linear tape
Bleeder Current
Bandwidth
Band- stop filter
18. A type of semiconductor memory that stores data in the form of charge packets and is serially accessed
AND gate
Decimal
BEDO DRAM
Charge- coupled device
19. A two terminal circuit containing voltage sources - current sources - and resistors can be modeled as a voltage source in series with a resistor
Addend
DIMM
Thevenin Equivalent Circuit
Base
20. An instrument that can specify each of the other instruments on the bus as either a talker or a listener for the purpose of data transfer.
DMA
Angular Velocity
Controller
Bistable
21. The ratio of pulse width to period expressed as a percentage
Data bus
Angular Velocity
Duty cycle
Bistable
22. The total number of data units(bits - nibbles - bytes - words) that a memory can store.
Branch
Charge
Central processing unit
Capacity
23. A measure of the ability of a reactive circuit to permit current; the reciprocal of impedance. the unit is the siemens
Clock
Thevenin Equivalent Circuit
Bus
Admittance
24. Dual in - line memory module
Bus interface unit
Cascade
Comparator
DIMM
25. A unit of the cross - sectional area of a wire.
Control Bus
Circular Mil (CM)
CLB (Configurable Logic Block)
Cascade
26. The mathematics of logic circuits
Capacitance Reactance
Array
Commutative Law
Boolean algebra
27. The process of rippling an input carry to become the output carry in a full- adder when either or both of the input bits are 1's and the input carry is a 1
Component
Capacitor
Carry propagation
DMA
28. Consisting of numerals - letters - and other characters
Center Tap
Analog- to- digital converter(ADC)
Buffer
Alphanumeric
29. The graph of a filter's frequency response showing the change in the output voltage to input voltage ratio expressed in dB as a function of frequency for a constant input voltage
DMA
Bode Plot
Thevenin Equivalent Circuit
Autotransformer
30. The application of a dc voltage to an electronic device to produce a desired mode of operation
AHDL
Compiler
Antifuse
Bias
31. A electrical property of matter that exist because of an excess or a deficiency of electrons. Can be either positive or negative
Charge
Bistable
Buffer
Choke
32. A software compiler language for SPLD programming; a type of hardware description language (HDL)
Dividend
ABEL(Advance Boolean Expression Language)
Kirchoff's Voltage Law
Access time
33. A circuit that prevents loading of an input or output
Balanced Load
ABEL(Advance Boolean Expression Language)
Adjacency
Buffer
34. An expression of variables and operators used to express the operation of a logic circuit
Attenuation
Vx=(Vs * Rx) /RT
Boolean expression
Amplitude
35. An asynchronous input used to reset a flip- flop (make the Q output 0); to place a register or counter in the state in which it contains all 0's
Bit time
Clock
Dual in - line package
Clear
36. American Standard Code for Information Interchange; the most widely used alphanumeric code.
AWG
Cache memory
Bus arbitration
ASCII
37. A group of eight bits
Adder
Byte
Bandwidth
Assembly language
38. The unit of electrical current
Circuit
Ampere
DMA
Boolean algebra
39. The effect created when a signal is sampled at less than twice the signal frequency. Aliasing creates unwanted frequencies that interfere with the signal frequency.
DSP
Data bus
Boolean expression
Aliasing
40. The law that states ORing several variables and then ANDing the single variable with each of the several variables and the ORing the product
Collector
ALU
Distributive Law
AHDL
41. Sum of all currents entering a node is equal to the sum of all currents leaving the same node
Warning
: Invalid argument supplied for foreach() in
/var/www/html/basicversity.com/show_quiz.php
on line
183
42. A stage of the DSP pipeline operation in which instructions are assigned to functional units and are decoded.
Bias
Decode
Ampere- hour(Ah) rating
Data Selector
43. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
Atomic number
Capacitor
Bus arbitration
Ampere
44. The maximum value of a voltage or current
Complement
Amplitude
Battery
Base address
45. The digit generated when the sum of two binary digits exceeds 1
Carry
Bleeder Current
Dual in - line package
Kirchoff's Voltage Law
46. In addition - the number to which the addend is added
Collector
Base
Base address
Augend
47. Data Terminal equipment
Circular Mil (CM)
DTE
Bandwidth
Asynchronous counter
48. Characteristic of cells in a Karnaugh map in which there is a single- variable change from one cell to another cell next to it on any of its four sides
Dividend
CMOS Complementary Metal Oxide Semiconductor
Adjacency
Alphanumeric
49. The time from the application of a valid memory address to the appearance of valid output data
Access time
Decade Counter
Dynamic Memory
Component
50. A programming language that uses English like words and has a one- to- one correspondence to machine language
DTE
Current sinking
Boolean addition
Assembly language