SUBJECTS
|
BROWSE
|
CAREER CENTER
|
POPULAR
|
JOIN
|
LOGIN
Business Skills
|
Soft Skills
|
Basic Literacy
|
Certifications
About
|
Help
|
Privacy
|
Terms
|
Email
Search
Test your basic knowledge |
Digital Fundamentals
Start Test
Study First
Subject
:
engineering
Instructions:
Answer 50 questions in 15 minutes.
If you are not ready to take this test, you can
study here
.
Match each statement with the correct term.
Don't refresh. All questions and answers are randomly picked and ordered every time you load a test.
This is a study tool. The 3 wrong answers for each question are randomly chosen from answers to other questions. So, you might find at times the answers obvious, but you will see it re-enforces your understanding as you take the test each time.
1. The normal level of a pulse waveform; the voltage level in the absence of a pulse.
Kirchoff's Current Law(KCL)
Charge- coupled device
Baseline
Attenuation
2. Basic input/output system; a set of programs in ROM that interfaces the I/) devices in a computer system
Bleeder Current
AWG
BIOS
Address
3. An application program in development software packages that controls the design flow process and translates source code into object code in a format that can be logically tested or downloaded to a target device
Compiler
Circuit Breaker
Baseline
Ampere- hour(Ah) rating
4. The ratio of pulse width to period expressed as a percentage
Antifuse
Duty cycle
AND gate
Kirchoff's Voltage Law
5. The main part of a computer responsible for control and processing of data; the core of a DSP that processes the program instructions
Assembler
Bandwidth
Central processing unit
Digital linear tape
6. The action of a circuit in which it accepts current into its output from a load
Branch Current
Bus contention
Asynchronous counter
Current sinking
7. A digital circuit that compares the magnitudes of two quantiities and produces an output indicating the relationship of the quantities
Vx=(Vs * Rx) /RT
Comparator
Angular Velocity
DIMM
8. Data Communications equipment
Bus contention
Circuit
CMOS
DCE
9. A method of analog- to- digital conversion using a 1- bit quantization process
Data Selector
Delta Modulation
Kirchoff's Voltage Law
Collector
10. The time from the application of a valid memory address to the appearance of valid output data
Byte
DRAM
Access time
Data
11. The digit generated when the sum of two binary digits exceeds 1
Carry
Autotransformer
AHDL
Vx=(Vs * Rx) /RT
12. To connect 'end- to- end' as when several counters are connected from the terminal count output of one counter to the enable input of the next counter
Closed circuit
Atom
Augend
Cascade
13. In addition (Oring) and multiplication (ANDing) of three or more variables - the order in which the variables are grouped makes no difference
Addend
Angular Velocity
Associative law
Data Selector
14. The portion of the CPU that interfaces with the system buses and fetches instructions - reads operands - and writes results.
D Flip-Flop
Cache memory
Bus interface unit
Code
15. The mathematics of logic circuits
Boolean algebra
Access time
Code
Compiler
16. To decrease the binary state of a counter by one
Bit time
Circuit Breaker
Decrement
Base address
17. A document that specifies parameter values and operating conditions for an integrated circuits or other device
Carry generation
Data Sheet
Analog- to- digital (A/D) conversion
Carry propagation
18. Describes a number system with a base of ten
Ammeter
Decimal
Capacitance Reactance
Baseline
19. The total number of data units(bits - nibbles - bytes - words) that a memory can store.
Capacity
Amplitude
Bitstream
Ammeter
20. The beginning address of a segment of memory
Autotransformer
Boundary scan
Base address
Ammeter
21. A type of inductor used to block or choke off high frequencies
Acceptor
Choke
Clear
Cache memory
22. A filter that passes a range of frequencies lying between two critical freqencies and rejects frequencies above and below that range.
Binary
Band- pass filter
Component
Amplitude
23. An instrument that can specify each of the other instruments on the bus as either a talker or a listener for the purpose of data transfer.
Analog
BEDO DRAM
Controller
Autotransformer
24. American National Standards Institute
ANSI
Analog
Counter
Branch
25. Voltage Divider Rule in determining TEC Thevenin Equivalence Circuit
Assembly language
Complement
Vx=(Vs * Rx) /RT
Collector
26. An electrical device consisting of two conductive plates separated by an insulating material and possessing the property of capacitance.
Branch
Capacitor
Acceptor
Amplitude
27. One of the three regions in a bipolar Junction transistor(North junction of NpN)
Bus
Collector
Data
Apparent power
28. A logic circuit used to add two binary numbers
D Flip-Flop
Balanced Bridge
Adder
Central processing unit
29. In addition - the number to which the addend is added
Binary
Analog- to- digital converter(ADC)
Bode Plot
Augend
30. Having two directions. the stored data can be shifted right or left
Autotransformer
Choke
Band- stop filter
Bidirectional shift Register
31. A connection at the midpoint of a winding in a transformer
Balanced Bridge
Center Tap
Digital linear tape
Balanced Load
32. A type of semiconductor memory having capacitive storage cells that lose stored data over a period of time and therefore must be refreshed.
Dynamic Memory
Bleeder Current
Duty cycle
Don't Care...
33. A combination of input literals that cannot occur and can be used as a 1 or 0 on a Karnaugh Map for simplification
34. Sum of all the voltage drops in series equals to the source voltage
35. In relation to VHDL feature that permits operations to be processed in a parallel;that is operations that occur simultaneously
AND
Cache memory
CMOS
Concurrency
36. Information in numeric - alphabetic - or other form.
Data
AWG
Debug
Bistable
37. Direct memory access; a method to directly interface a peripheral device to memory without using the CPU for control
DMA
Kirchoff's Voltage Law
BIOS
Adder
38. A circuit that prevents loading of an input or output
Concurrency
Buffer
Decode
Analog- to- digital converter(ADC)
39. A combined coder and decoder
Compiler
Design flow
Branch Current
Code
40. The effect created when a signal is sampled at less than twice the signal frequency. Aliasing creates unwanted frequencies that interfere with the signal frequency.
Cache memory
AHDL
Aliasing
DMA
41. The process that prevents two sources from using a bus at the same time
Decrement
Bus arbitration
BEDO DRAM
Battery
42. Digital audio tape; a type of magnetic tape format
Capacitance
DSP
DAT
Byte
43. In addition - the number that is added to another number called the augend
Data bus
Combinational logic
Addend
Associative law
44. A number given in ampere- hours determined by multiplying the current times the length of the time (h) a battery can deliver that current to a load
Ampere- hour(Ah) rating
Associative law
Average value
AND gate
45. One current path in a parallel circuit; a current path that connects two nodes
BEDO DRAM
ALU
Address
Branch
46. Dynamic random- access memory; a type of semiconductor memory that uses capacitors as the storage elements and is a volatile - read/write memory
DSP
Bleeder Current
DRAM
Ammeter
47. A bidirectional set of conductive paths on which data or instruction codes are transferred into a microprocessor or on which the result of an operation is sent out from the microprocessor
Data bus
D Flip-Flop
DRAM
Capacitor
48. Stands for Complementary Metal-Oxide Semiconductor and is implemented with a type of field transistor
Attenuation
Bus arbitration
Thevenin Equivalent Circuit
CMOS
49. The smallest particle of an element possessing the unique characteristics of that element.
Atom
Circular Mil (CM)
Kirchoff's Current Law(KCL)
Bleeder Current
50. The rotational rate of a phasor which is related to the frequency of the sine wave that the phasor represents
Binary coded decimal
Access time
Angular Velocity
BIOS